I. INTRODUCTION
F OR more than 25 years, the progress of MOS LSI technology has been based on the downsizing of MOS-FET's. Along with the downsizing of MOSFET's, the gate oxide thickness has continued to be reduced. Recently, direct tunneling gate oxide MOSFET's have shown the potential of enabling extremely high-speed digital circuit operation [1] , [2] as well as high RF performance in analog applications [3] . Excellent performance; including a current drive of more than 1.0 mA m, a transconductance of more than 1000 mS/mm, and a cutoff frequency of more than 150 GHz; was obtained at a gate length of less than 0.1 m These MOSFET's are also suitable for low-voltage low-power operation with high performance [4] . They operate at a low power and high speed with a low supply voltage in the 0.5-V range. A simple estimate shows that the high current drive of these MOSFET's may lead to MPU's which operate at frequencies several times Manuscript received September 15, 1997; revised October 24, 1997 . The review of this paper was arranged by Editor R. Singh.
The authors are with the Toshiba Corporation, Kawasaki 210, Japan. Publisher Item Identifier S 0018-9383(98)01671-2. higher than those of today while consuming several times less power. Besides the above works, the research of ultrathin gate oxides in the direct-tunneling regime became popular and popular in a recent couple of years [5] - [8] .
However, there are several major concerns regarding the use of such ultrathin gate oxides in the direct-tunneling region in LSI's. Some of the problems might intensify with reduction of gate dielectrics. Items related to yield and reliability should be investigated carefully. These include the direct tunneling leakage current, defects and nonuniformity of the film, dielectric breakdown, reliability with respect to charge injection, and dopant penetration from the gate electrode to the substrate (see Fig. 1 ). These items should be checked using mass data for direct-tunneling gate MOSFET's designed for use in LSI's. Especially, the direct-tunneling gate oxides are expected to be used in ultrasmall geometry CMOS with the gate length of 0.1 m and below, and the wafer size for the CMOS LSI's will become 300 mm [9] - [11] and even larger. Thus, the prediction and prevention of the yield and reliability degradation due to the variation of the oxide thickness and quality are expected to become critically important.
As a first step, some of the above concerns were investigated at the wafer level with 150-mm diameter. These include the controllability of gate oxide film thickness in terms of gate leakage current, threshold voltage, and gate breakdown; the reliability of the oxides with respect to time-dependent breakdown and hot-carrier injection; and dopant penetration from the gate electrode to the substrate. In this paper, the experimental results for the above items for 1.5-nm gate oxides are reported, and the feasibility of manufacturing such ultrathin gate oxides is discussed. Although these are the results for the 150-mm wafer, they will become useful data for the prediction of the cases of future 300 mm and above wafers. Fig. 2 shows the fabrication process flow for directtunneling gate oxide n-MOSFET samples with a wafer size of 150 mm (6 in) [3] . After LOCOS isolation, thin sacrifice oxide was grown on silicon substrate, and the channel area was doped by boron implantation at 50 keV, cm Then, the sacrifice oxide was removed. The native oxide was removed just immediately before the gate oxidation using conventional HF treatment and rinsing was performed with water. Following this, a 1.5-nm gate oxide film was formed by rapid thermal oxidation (RTO) at 800 C for 10 s (the detailed oxidation conditions are given in the last paragraph in this section). Next, phosphorus-doped polysilicon film was deposited for the n-type gate electrode. The thickness of the film was 250 nm. After the formation of the phosphorus polysilicon gate electrode by excimer stepper lithography and RIE etching, PSG gate sidewall was formed. The phosphorus concentration in the PSG film was cm Then, arsenic was implanted to form a deeper source and drain regions at 30 keV with cm The solid-phase diffusion of the phosphorus from the PSG sidewall to form the source/drain extension regions was accomplished by RTA in nitrogen atmosphere at 1000 C for 10 s. The junction depth of the diffusion layer was 30 nm. A low sheet resistance of 1.4 k sq was achieved for the extensions. At the same time, arsenic was activated to form a good deeper source/drain junctions. The Co salicide technique [12] , [13] was then applied to the 1.5-nm gate oxide MOSFET's in order to reduce the source/drain and gate resistance. The Co and TiN films were deposited by sputter and annealed by RTA in nitrogen atmosphere at 500 C for 60 s. The TiN film was used for the prevention of the oxidation of the Co films during the annealing. After removing nonreactive Co and TiN films, Co silicide was changed from CoSi to CoSi by RTA in nitrogen atmosphere 750 C for 30 s. The resulting sheet resistance of the silicide layers was about 4 sq After the metallization, sintering was carried out in forming gas atmosphere at 450 C for 15 min.
II. SAMPLE FABRICATION
N polysilicon gate p-MOSFET's [3] were also made for some of the experiments. Thus, a buried-type channel was used. The channel area was doped by phosphorus (200 keV, cm ), arsenic (140 keV, cm ), and BF (15 keV, cm implantations. After 1.5-nm gate oxidation, phosphorus-doped polysilicon film was deposited for the n-type gate electrode. The source/drain extensions were made by BF ion implantation at 15 keV, cm After SiO gate sidewall was formed, BF was also implanted to form a deeper source and drain regions at 30 keV with cm Annealing condition was same as the n-MOSFET case. Co salicide technique was also applied. Fig. 3 (a) shows the RTO equipment used in this experiment. The conventional RTO process with equipment (LAW-613-A) made by DaiNippon Screen MFG. Co., Ltd., was used for the growth of the direct-tunneling gate oxide. Fig. 3(b) shows the heating sequence used for 1.5-nm gate oxidation. The temperature was raised from 400 C to 800 C in an oxygen atmosphere in 10 s, and was maintained at 800 C for 10 s. Samples with 3-nm and above gate oxides were fabricated as a control. The oxides are grown by conventional furnace oxidation in dry O atmosphere at 800 C
III. RESULTS AND DISCUSSION

A. Uniformity of Gate Oxide Film Thickness 1) TEM Measurements:
The uniformity of the gate oxide film thickness was evaluated by TEM and electrical measurements. Fig. 4 shows the TEM cross sections of the tunneling gate oxide at 13 different points of the 150-mm wafer. The lateral width of each TEM photograph corresponds to about 12 nm. The value written on each figure is the typical gate oxide thickness over the 12-nm width corresponding to the figure. The oxide film thickness values range from 1.3 nm to 1.7 nm, and the average thickness for the 13 points is 1.53 nm. The standard deviation is 0.13 nm, which is 8.7% of the oxide thickness. The 3 value is 0.39 nm. Fig. 5 shows TEM observations with a wider lateral width of 35 nm from several parts of the wafer. In these wider TEM samples, it is relatively difficult to calculate the variations of the continuous films different from the previous case, in which the standard deviation of the typical values of 13 points in a wafer was calculated. Thus, one half of the difference between the maximum and minimum was taken as the measure of the variations. In this case, the variation value is usually regarded as to be corresponding to the 3 value of the film thickness. The variation of the 35-nm range defined by this way is around 0.15 nm. Fig. 6 shows the TEM cross section for an even wider range of 100 nm. Within this range also, the thickness variation defined by same way is around 0.15 nm. These results of the thickness variation obtained by TEM measurements are relatively good values, and this level of uniformity was observed by TEM even early in the oxidation process, 2 s after the start of RTO. This is shown in Fig. 7 . Here, the oxide film thickness was around 1.0 nm.
2) Threshold Voltage Measurement: The film thickness variation was also evaluated by electrical measurements. Fig. 8 shows the threshold voltage distribution in n-MOSFET's in a 150-mm wafer. Measurement was performed for 41 transistors with a gate area of m m The threshold voltages of all the transistors were within the normal range. The standard deviation of the threshold voltage was 4.7%. If we assume that threshold voltage variation is caused only by gate oxide thickness variation, the standard deviation of the gate oxide thickness is 4.7%, which corresponds to 0.07 nm. Thus, the 3 value is 0.21 nm. This value is better than the results obtained by TEM in an entire wafer. This could be due to the averaging effect of variation over a wider area or due to the relatively large value of the electron wavelength, which is around 10 nm.
3) Gate Leakage Current of MOS Capacitors: The thickness variation derived from measurements for larger gate areas is now discussed. The measured variation of direct-tunneling gate leakage current of MOS capacitors in a wafer is shown in Fig. 9(a) . Measurement was performed on 83 capacitors. The gate area of each MOS capacitor was m m, and the applied voltage was 1.5 V. The leakage current is defined in Fig. 9(c) . By estimation of the current taking into account the gate and well resistance, it was confirmed that the gate leakage current was not restricted by the resistance of the polysilicon gate electrode or the well area, but determined by the directtunneling current of the gate oxide. The standard deviation of the direct-tunneling gate leakage current was 6.9%. From the relationship between the oxide thickness and the directtunneling leakage current [7] , [14] , [15] , the direct-tunneling current standard deviation of 6.9% was found to correspond to a gate oxide thickness standard deviation of 0.008 nm. Thus, the 3 value is 0.024 nm. The variation of gate oxide thickness was surprisingly low for the m m capacitors, presumably due to the averaging effect. Thus, despite no special care being taken to control film thickness during RTO, the uniformity of average gate oxide film thickness over a large area was confirmed to be excellent. the wafer. In this case, the breakdown voltage for a positive gate bias was evaluated considering n-MOSFET applications. The breakdown voltage is defined in Fig. 9(c) . When the gate voltage was raised to around 4.4 V, the gate oxide broke down and a large short circuit current started to flow. Due to the limitations of the measurement system, the short circuit current curve became flat after the breakdown. In Fig. 9(b) , it should be noted that there is no A or B mode failure [16] , [17] for the breakdown. To conclude this section, the gate oxide thickness variation obtained by TEM, threshold voltage measurement, and capacitor leakage current measurement are summarized in Fig. 10 .
B. Oxide Breakdown Voltage
In this section, the gate oxide breakdown voltage of 1.5-nm gate oxide MOSFET's is described. Fig. 11 shows the stress application pattern in the experiment. The sample gate area was m m The stress gate voltage was raised step by step until the transistor was destroyed. A constant stress voltage was applied for 100 s at each step. Fig. 12(a)-(c) shows typical test results. When the transistor was destroyed, a significant leakage current was observed, as shown in Fig. 12(b) . Further application of the gate voltage resulted in the MOSFET being completely destroyed, as shown in Fig. 12(c) . The voltage when the gate leakage current became more than 0.2 mA m during the stress was taken to be the gate breakdown voltage. The -curve of the transistor at this time shows the leakage component [see Fig. 12(b) ].
The gate oxide breakdown characteristics of the ultrathin gate oxide MOSFET's were compared with thicker 3.0-and 5.0-nm gate oxide MOSFET's. Fig. 13(a) shows the dependence of the breakdown voltage of the MOSFET's on oxide thickness. The corresponding electric field is also plotted in Fig. 13(b) . In the calculation of the breakdown electric field, breakdown voltage divided by the oxide thickness was used considering that the source/drain and thus the inverted channel region was grounded in the stress test. Actual breakdown electric field across the oxide will be smaller than this value because the depletion layer formation in the polysilicon gate electrode and the channel deepening effect caused by a quantum effect [18] - [21] should be considered. From the application point of view, however, the value of gate voltage divided by the gate oxide thickness is a realistic and practical value whatever the real electric field across the oxide is. In this figure, the breakdown field increases with the decrease in thickness of the gate oxide. There are reported that in the thinner gate oxide MOSFET is better than that of thicker gate oxide MOSFET's in the region of gate oxide of more than 2.5 nm [22] , [23] . It still appear to hold true for gate oxides down to 1.5 nm. In the case of 1.5-nm gate oxide, the breakdown field is higher than that of thicker gate oxide samples. In the case of the 5-nm oxide, the breakdown field is 15 MV/cm, while in the case of the 1.5-nm oxide it improves to 23 MV/cm. The results show a 50% increase of the breakdown field for the 1.5-nm oxide relative to the 5-nm oxide. This result confirms the good breakdown resistance of the ultrathin gate oxide. 
C. Charge Injection
In this section, the reliability with respect to carrier injection is explained. Substrate hot-carrier injection [24] , [25] was performed on 1.5-nm gate oxide MOSFET's. N polysilicon gate p-MOSFET's were used in this experiment. Thus, a buried-type channel was used. The sample gate area was m m The injection conditions of substrate hot-hole injection are shown in Fig. 14. Fig. 15(a), (b) , and (c) show the logcurves before and after the carrier injection for MOSFET's with 1.5-, 4.0-, and 5.8-nm gate oxides, respectively. For the 4.5-and 5.8-nm gate oxides, a significant threshold voltage shift was observed as a result of charge trapping in the gate oxide films after hot-hole injection as shown in Fig. 15(b) and (c). Compared with the 4.0-and 5.8-nm gate oxide cases, the threshold voltage shift for the 1.5-nm case was extremely small as can be seen in Fig. 15(a) . Fig. 16 shows the dependence of the threshold voltage shift after carrier injection on the gate oxide thickness. The 1.5-nm gate oxide was thus found to be extremely reliable with respect to hot-carrier injection, because charges trapped in the ultrathin gate oxide are simultaneously detrapped by direct-tunneling [26] . The for the 1.5-nm gate oxide MOSFET's was 0.21 V after hot-hole injection. This was not due to the fixed charge increase but due to the increase of interface state density, which caused subthreshold slope degradation as shown in Fig. 15(a) . Fig. 17 shows SIMS profiles of gate dopant penetrations [27] - [30] . The SIMS measurement conditions are summarized in Table I . The profile for the boron-doped p polysilicon gate electrode is shown in Fig. 17(a) . After gate oxidation, in situ boron-doped polysilicon film was deposited. The boron concentration of the film was atoms/cm The film was subjected to RTA heat treatment at 1000 C for 20 s in a nitrogen atmosphere. Boron penetration was observed for gate oxide thicknesses of 2.1 nm and below. In the case of n polysilicon gates, however, phosphorus penetration does not occur at all even with an oxide thickness of 1.5 nm, as shown in Fig. 17(b) . In this case, in situ phosphorus-doped polysilicon film was deposited. The phosphorus concentration of the film was atoms/cm The film was subjected to RTA heat treatment at 1000 C for 20 s in a nitrogen atmosphere. As shown in Fig. 17(c) , phosphorus penetration was not observed for the 1.5-nm gate oxide even when the film was subjected to RTA heat treatment at 1050 C for 20 s or to furnace annealing at 850 C for 30 min. However, phosphorus penetration occurred for the 1.5-nm gate oxide when the film was subjected to furnace annealing at 900 C for 30 min.
D. Dopant Penetration
MOSFET electrical characteristics regarding to dopant penetration are shown in Fig. 18(a) and (b) for p-and n-MOSFET's, respectively. Note that the gate oxide thicknesses of the MOSFET's are not exactly the same as those used for the SIMS measurements and RTA heat treatment was at 1000 C for 10 s in a nitrogen atmosphere for both p-and n-MOSFET's. From the electrical measurements of the MOSFET characteristics, it was confirmed that boron penetration occurred for a gate oxide thickness of somewhere between 2.1 nm and 3.5 nm [ Fig. 18(a) ] and that phosphorus penetration did not occur even for a thickness of 1.5 nm [ Fig. 18(b) ]. Thus, direct-tunneling gate oxides have suitable dopant penetration characteristics for incorporation into future advanced LSI processes as long as n polysilicon gates are used. On the other hand, if p polysilicon gate is used for p-MOSFET's, the nitridation of oxides [31] - [33] , a lower process temperature after polysilicon doping, or a new gate electrode material without dopant will be necessary for 1.5-nm gate oxides in order to suppress penetration.
IV. CONCLUSIONS
The uniformity, reliability, and dopant penetration characteristics of 1.5-nm direct-tunneling gate oxide MOSFET's were investigated and the feasibility of manufacturing such ultrathin gate oxide was discussed.
The variation of oxide thickness in a 150-mm wafer was evaluated by TEM and electrical measurements. The variation of the typical thickness as observed by TEM over 12-nm widths on the wafer was evaluated. The value of the typical thickness was 0.39 nm. The value of the average thickness in m m n-MOSFET's was estimated to be a maximum of 0.21 nm from the threshold voltage. Evaluation of the leakage current in m m MOS capacitors indicated that the 3 value of the average thickness was 0.024 nm. Although, these data was taken in a 150-mm wafer, they are a good starting point to estimate the case of 300-mm wafers.
It was confirmed that the oxide breakdown field properties and the reliability characteristics with respect to charge injection were improved for the 1.5-nm gate oxide relative to the those for the thicker gate oxides. In our experiment, the breakdown field for the 1.5-nm gate oxide was 1.5 times that for the 5-nm gate oxide. The threshold voltage shift due to charge injection was also extremely small in the 1.5-nm gate oxide MOSFET's.
Although boron penetration was observed for gate oxide thicknesses of 2.1 nm and below, dopant penetration was not observed for n polysilicon gates even after RTA at 1050 C for 20 s or furnace annealing at 850 C for 30 min. Directtunneling gate oxides thus have suitable dopant penetration characteristics for incorporation into future advanced LSI processes as long as n polysilicon gates are used.
These results suggest that the 1.5-nm direct-tunneling oxide MOSFET's have a good potential for use in future LSI's.
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